

Your trusted Global Partner
in Proven Semiconductor
Solutions

GaN HEMT Technology: From Epitaxy to Power Device Integration



Speaker

Dr. Deepak Anandan
Process Lead, FBU - Process



Host

Guniyal Bagga
Associate Brand Marketing

Orbit & Skyline



About Our Customers



GaN Power devices: Market Growth

- ✓ GaN Power Device Positioning @650V

GaN Epitaxy

- ✓ WBG Materials Comparison
- ✓ Crystal Structure and Epitaxy
- ✓ Substrate Options
- ✓ Buffer Growth Techniques
- ✓ Enhance Breakdown Voltage by epitaxy


MOCVD Overview

- ✓ EpiTT: In-situ measurement system


GaN/AlGaN HEMT Devices

- ✓ 2DEG formation (spontaneous and piezoelectric)
- ✓ Band alignment of E- and D-Mode devices
- ✓ Types of HEMT Architecture for Different Modes of Operation
- ✓ Enhancement Mode GaN-MIS HEMT for High power applications
- ✓ F- ion doped Normally OFF GaN-MIS HEMT for High power applications

GaN Power Devices: Market Growth and Voltage-Domain Positioning



YOLE, 2025




- higher switching speed,
- higher efficiency
- higher power density

GaN owns low–mid voltage power; SiC rules high voltage.

GaN Power Device Positioning @650V:

Device Comparison	(Comparison in the 650V band)		Switching Efficiency
	Si SJ MOSFET	SiC MOSFET	GaN HEMT
Voltage range	500V to 1kV	600V to a few kV	Less than 650V
Large current	Better	Better	Good
High speed switching characteristic	Good	Better	Excellent
$R_{on} \cdot Q_g$ *1	1 *2	0.63	0.05
Switching loss	1 *2	0.2	0.1

*1: index that represents switching performance. The lower the value, the better the switching performance. *2: Set R_{on} / Q_g and switching loss of Si SJ MOSFET to 1.



- Low Conduction loss in HEMT (especially in D-mode) as R_{on} is less
- Current conduction is only via electrons → no minority carrier/inversion/recovery phenomena like in Si or SiC MOSFETs → switching loss is significantly reduced, though total switching loss also depends on device capacitances and circuit parasitic

GaN Epitaxy

WBG Materials comparison


GaN (Gallium Nitride)

= A type of compound semiconductor material

	Si	4H-SiC	GaN
Bandgap (eV)	1.12	3.2	3.4
Dielectric constant	11.7	9.66	8.9
Breakdown field (MV/cm)	0.3	3	3.3
Electron saturation velocity (10 ⁷ cm/s)	1	2	2.5
Electron mobility in the bulk (cm ² /Vs)	1350	720	900
Thermal conductivity (W/cm·K)	1.5	4.5	2 to 3


GaN is a great potential material that could contribute further energy saving compared to Si technology

- *high breakdown field (3.3 MV/cm)
 - *high two-dimensional electron gas (2DEG) carrier mobility created in the HEMT (2,000 cm²/V-s) enable low specific on-resistance ($R_{DS(on)}$).
- Enables smaller devices with lower capacitances and reduced losses
- *higher switching frequencies, which can lead to system cost, size and efficiency advantages.






$$R_{ON} \propto 4V_{br}^2 / \mu \epsilon E_{crit}^3$$

Material parameters that help minimizing the conduction losses in power transistors



Crystal Structure and Epitaxy

- Crystal Structure



Wurtzite \rightarrow non-centrosymmetric along the c-axis – Lack of inversion symmetric along c-axis

Ga-Face:

Higher surface stability
Lower impurity incorporation
Preferred for HEMTs and LEDs

N-Face:

Good gate control,
Better RF performance
Difficult grow

Polarity affects surface chemistry, defect formation, and ultimately device performance—most power and RF devices use Ga-face GaN.

Substrate options

Properties and applications of GaN layers on different substrate	GaN-on-Al ₂ O ₃	GaN-on-SiC	GaN-on-Si	GaN-on-GaN
Lattice mismatch (%)	16	3.5	-17	0
Thermal expansion coefficient mismatch, α_0 (%)	-34	21.4	53.5	0
Dislocation density (cm ⁻²)	10 ⁷ -10 ⁸	10 ⁷ -10 ⁸	10 ⁸ -10 ⁹	10 ³ -10 ⁶
Device layout	Lateral	Lateral	Lateral	Lateral and vertical
Main application areas	Optoelectronics	HF electronics, optoelectronics	HF and power electronics	HF and power electronics, optoelectronics

Lattice and thermal mismatch set the defect density, which decides whether GaN is used for light, RF, or power

Lattice mismatch:

$$\text{Formula: } \frac{\Delta a}{a} = \frac{a_{\text{film}} - a_{\text{substrate}}}{a_{\text{substrate}}} \times 100\%$$

Thermal mismatch:

$$\Delta\alpha(\%) = \frac{\alpha_{\text{sub}} - \alpha_{\text{GaN}}}{\alpha_{\text{GaN}}} \times 100$$

GaN on sapphire


$$((7.5-5.6)/5.6) \times 100 = -34\%$$

Tensile cracking during cool-down


Sapphire has poor heat dissipation compared to Si

Buffer growth Techniques


Thermal Mismatch ~54% and lattice mismatch ~17%




Graded Buffer







LT- AIN insertion




GaN/AlN SL



Step Graded Buffer







- Strain Accommodation: Reduces threading dislocation
- Diffusion Barrier: Prevents Ga-Si intermixing.
- Thermal Stress Mitigation: High thermal conductivity reduces wafer bowing and cracking.
- Surface Morphology Improvement: Promotes smooth 2D GaN growth for uniform device layers.
- Electrical Isolation: Wide bandgap (~6.2 eV) layer suppresses vertical leakage and improves buffer insulation.



Breakdown Voltage vs C doping




Enhance Breakdown Voltage by epitaxy



By introducing back Barrier

Breakdown Voltage vs C doping


Growing thick buffer layer



- SL reduces dislocations & smooths the surface → higher mobility.
- BB blocks electron leakage → higher breakdown voltage & lower contact resistance.
- Together, they create a high-quality, high-performance GaN HEMT on Si.

L T Hieu et al, Semicond. Sci. Technol. 39 (2024) 085006

MOCVD Overview



› Showerhead, planetary, vertical chamber




› T ~1300C

› In-situ tool1: Argus - Temp

› In-situ tools: EpiTT Reflectance

ARGUS = Advanced Real-time Growth Uniformity System



- Helps to monitor surface true temperature of wafer
- Control over temperature uniformity
- More useful for temperature sensitive materials integration such as AlGaIn or InGaIn

Nucleation layer and its coalescence:




Fig. 1. Absolute reflectance (solid line) and temperature (dashed line) traces recorded during a typical growth of GaN on sapphire. Different stages of morphology evolution are shown in white and gray background.

[Ng, J. Elec. Mat., 27 (1998)]

Higher P (and higher H2 partial P) leads to rougher NL with bigger crystallites size
=> The further GaN layer on top has a better quality with the rougher NL (lower FWHM in XRD and much higher e- mobility)

- (i) LT GaN nucleation (surface n from 1.77 for sapphire to 2.5 for GaN) => increased reflectance (very thin layer so no time to see intensity decrease and further oscillations)
- (ii) T° ramping until HT GaN growth => initial increase due to T° increase followed by decrease due to coarsening
- (iii) HT nucleation
- (iv) Recovery of reflectance due to coalescence
- (v) (quasi) 2D growth mode






Fig. 3. (a) Reflectance trace of sample A, (b) reflectance trace of sample B. AFM images of the morphology of the nucleation layer (pointed by arrows in (a) and (b)) of Samples A and B are shown in (c) and (d), respectively.


Table 1. Growth Parameters and Characterization Results of Samples A and B						
Sample	H ₂ Flow Rate	Pressure (H ₂)	Pressure (Total)	μ (cm ² /V-s)	n (cm ⁻³)	X-Ray FWHM
A	5.1 slm	38 Torr	100 Torr	227	1.34 × 10 ¹⁷	350"
B	7.6 slm	78 Torr	140 Torr	512	1.42 × 10 ¹⁷	300"

GaN/AlGaN HEMT Device

HEMT GaAs/AlGaAs




Modulation doping is required: Dopants are placed in a barrier layer (AlGaAs), while carriers move into an adjacent undoped channel (GaAs).




Spacer- helps to reduce the coulomb scattering

GaN/AlGaN



- No doping is required to create 2DEG
- No Dx centres present in GaN/AlGaN layers
- 2DEG created with the help of two different polarization in the material growth
- Barrier choices: AlGaN, AlN, InAlN and AlScN for better polarization

Spontaneous Polarization (P_{sp}): Factor 1



Fujitsu Laboratories Ltd, Kobe, Japan

Spontaneous Polarization (P_{sp}): Factor 2





Figure: crystal structure of GaN, showing the sign and direction of the spontaneous polarization (adapted from <https://doi.org/10.1116/1.590818>)

Material	GaN (C m ⁻²)	InN (C m ⁻²)	AlN (C m ⁻²)
P_{sp}	-0.029	-0.032	-0.081
P_{sp}	-0.034	-0.042	-0.090

N has high electronegativity than Ga
 e⁻ accumulation is high near the N, which creates
 Polarization (electric field) → total polarization is not
 zero in C direction


Equivalent Electron density = $P_{sp}/q = 2 \times 10^{13}/\text{cm}^2$

Fujitsu Laboratories Ltd, Kobe, Japan


2DEG formation

Net -ve = { -P_{sp} (AlGa_{0.30}N) - P_z (AlGa_{0.30}N) }




Net +ve = { P_{sp} (AlGa_{0.30}N) + P_z (AlGa_{0.30}N) - P_{sp} (Ga_{0.70}N) }



Two-Dimensional Electron Gas (2DEG) comes from *spontaneous* and *piezoelectric* polarization, and confined by the quantum well.




Band alignment of E- and D-Mode devices




Sanna, "AlN/GaN MOS-HEMTs technology,"

Types of HEMT Architecture for Different Modes of Operation


D-Mode (Depletion Mode)




E-Mode (Enhancement mode)



P-GaN



F- Doped





Partially-Gate Recess MIS-HEMT

Normally ON MIS-HEMT





- Higher **gate breakdown voltage**
- Better **V_{th} control**
- Improved **device reliability**

Normally OFF



Ferroelectric Gate stack


Band alignment of E- and D-Mode devices




P-GaN raises the conduction band above the Fermi level and makes the device e-mode, with threshold voltages (V_t) typically in the 1.4- to 1.7-V range.

Sanna, "AlN/GaN MOS-HEMTs technology,"

F- ion doped Normally OFF GaN-MIS HEMT for High power applications




AlN-interfacial passivation layer




Trace of F- ions at the channel
Mobility reduces

(a) The schematic cross section of the F- doped GaN MIS-HEMTs. (b) Fluorine profiles measured by Secondary-Ion-Mass Spectrometry (SIMS) in F- doped-Al₂O₃/AlGaIn/GaN structure.

This approaches still lacks enough thermal stability evidence and also need Positive bias temperature instability (PBTI) results to verify the V_{th} stability.




Transfer characteristics of the F- doped devices with various V_{DS} (a) and with constant V_{DS} = 10 V (b)




Temperature Instability

643 mA/mm





E-mode GaN MIS-HEMT with 10 layers of La_2O_3 (0.4-nm)/ HfO_2 (0.4-nm)



TEM image of the $\text{LaHfO}_x/\text{GaN}$ layer

The current density and the ON-resistance are still poorer than the state-of-art normally-ON device




DC characteristics of the E-mode GaN MIS-HEMT with 8-nm LaHfO_x gate insulator, (a) $I_{\text{DS}}-V_{\text{DS}}$ curves, (b) I_{DS} & G_m vs. V_{GS} curves, and (c) transfer curve.

Enhancement Mode GaN-MIS HEMT for High power applications

Normally OFF

Ferroelectric Gate stack
(Charge storage structure)



Combination of Gate-recess + Ferroelectric stack




Fig. 5. (a) $I_{\text{DS}}-V_{\text{DS}}$ characteristics of FE device. (b) OFF-state leakage current characteristics of FE device





Fig. 6. (a) Pulsed $I_{\text{DS}}-V_{\text{GS}}$ characteristics and (b) pulsed $I_{\text{DS}}-V_{\text{DS}}$ characteristics of the fabricated 120-mm-gate-width FE devices. The pulse width and period were 100 μs and 10 ms, respectively.





polarization hysteresis


- FE layers can degrade with repeated switching.
- Polarization fatigue can shift V_{th} over time, causing device drift.
- Fabrication Complexity

Ways to Enhance V_{BR}

SCFP/GCFP : Alleviate peak E-field at gate edge, Shifts the electric field deep into the drift region, but C_{gd} increases



Buffer Leakage (Vertical or Lateral)
Critical in GaN-on-Si as Electrons leak through GaN buffer, Nucleation layers, Substrate interface Reach source via lateral conduction paths due to Insufficient Fe/C compensation



Increasing LGD: act as a drift region: which is directly proportional to the breakdown voltage of the device: Higher the distance, Higher the R_{on}

SiN ~20nm: In-situ or PECVD deposited Gate dielectric helps to reduce the gate leakage current: V_{BR} increases, surface trap reduces, improper optimization leads to current collapse

Vertical Breakdown: Highly resistive buffer/substrate helps to increase the vertical breakdown at high drain bias ~650V



Q/A

Thank You

USA

4930 Campus Drive,
Newport Beach, CA 92660

Sales & Partnerships

hello@orbitalityline.com

India

B602, Bestech Business Tower, Sector 66, Mohali
Punjab 160066 INDIA

Job Applicants

careers@orbitalityline.com

HR

hr@orbitalityline.com

Get in Touch



+1-510-509-3202



+91-172-509-9933